A vertical spin metal-oxide-semiconductor field-effect transistor (spin MOSFET) is a promising lowpower device for the post scaling era. Here, using a ferromagnetic-semiconductor GaMnAs-based vertical spin MOSFET with a GaAs channel layer, we demonstrate a large drain-source current I DS modulation by a gate-source voltage V GS with a modulation ratio up to 130%, which is the largest value that has ever been reported for vertical spin field-effect transistors thus far. We find that the electric field effect on indirect tunneling via defect states in the GaAs channel layer is responsible for the large I DS modulation. This device shows a tunneling magnetoresistance (TMR) ratio up to ~7%, which is larger than that of the planar-type spin MOSFETs, indicating that I DS can be controlled by the magnetization configuration. Furthermore, we find that the TMR ratio can be modulated by V GS . This result mainly originates from the electric field modulation of the magnetic anisotropy of the GaMnAs ferromagnetic electrodes as well as the potential modulation of the nonmagnetic semiconductor GaAs channel layer. Our findings provide important progress towards high-performance vertical spin MOSFETs.
(MR) by magnetization reversal are required. At present, lateral and vertical types of spin MOSFETs have been proposed. The lateral spin MOSFETs, in which a current flows parallel to the substrate plane and is controlled by a gate electric field applied from the top of the channel, have a large current modulation capability (5 × 10 6 % 7 , 400% 8 and 10 7 % 9 ); however, the problem is the small MR ratio (0.1% 7 , 0.005% 8 and 0.027% 9 ). Meanwhile, epitaxial magnetic heterostructures were grown using various ferromagnets and semiconductors and some magnetotransport properties were studied [10] [11] [12] [13] [14] [15] . Thus, a vertical spin field-effect transistor (FET), in which a current flows perpendicular to the film plane and is controlled by a gate voltage applied from the side surface of the channel, is promising for large MR. Previously, we reported ferromagnetic-semiconductor GaMnAs-based vertical spin FETs that exhibit large MR ratios (60% 16 and 5% 17 ). A GaMnAs-based heterostructure is one of the most ideal material systems, because we can obtain high-quality single-crystalline GaMnAs/nonmagnetic semiconductor (GaAs)/GaMnAs trilayers and thus can suppress spin relaxation at the interfaces [18] [19] [20] [21] . However, in those vertical spin FETs, the current modulation ratio by the gate voltage was small (0.5% 16 and 20% 17 ). Thus, vertical spin FETs with a large current modulation are strongly required. In addition, to further improve the performance of the vertical spin FETs, we need more profound understanding of the gate electric field effect on the spin-dependent transport.
In vertical spin FETs, as shown by our electric field simulations later, the gate electric field influences the electric potential profile only within 10 nm from the side surfaces of the intermediate channel layer, which limits the current modulation. Thus, the lateral size of vertical FETs should be decreased as much as possible for obtaining high-performance vertical spin FETs. In this study, to enhance the current modulation and to understand the electric field effect on the spin-dependent transport, we reduced the lateral size (=width of the mesas as explained later) of the GaMnAs-based vertical spin MOSFET to ~500 nm. We have successfully obtained a large current modulation by the gate electric field with a modulation ratio up to 130%, which is the largest value that has been ever reported for vertical spin FETs 16, 17 . Furthermore, using the electric field simulations, we find that indirect tunneling mainly contributes to the observed large current modulation. These new findings are important steps to further improve the performance of the vertical spin FETs.
Results
Samples. Our vertical spin MOSFET has a thin GaAs channel (9 nm) and ferromagnetic-semiconductor GaMnAs source and drain electrodes [ Fig. 1(a) ] (See the Methods section). To increase the current modulation, we reduced the width of the mesas down to ~500 nm. As a gate insulator, a 40-nm-thick HfO 2 film was used since it has a large relative permittivity, which also contributes to the increase of the current modulation. In this device, tunneling of holes occurs between the source and drain, because GaAs is a potential barrier with a height of ~100 meV for holes in the GaMnAs layers 22, 23 , as shown in Fig. 1(b) . When the gate-source voltage V GS < 0 V (V GS ≥ 0 V), the tunneling current flowing at the side surfaces of the mesas is increased (decreased), as shown in Fig. 1(c) .
MOSFET operation and its analyses. To investigate the MOSFET characteristics of this device, we measured the drain-source current I DS as a function of the drain-source voltage V DS for various V GS [ Fig. 2(a) ]. Nonlinear I DS -V DS characteristics were observed for each V GS (black curves), indicating that tunneling transport is dominant. Furthermore, I DS was largely controlled by V GS . We note that the gate leakage current and electric field effect on parasitic resistances (the resistances of the top/bottom GaMnAs layers, GaAs:Be layer and Au/Cr electrodes), which may induce unintended modulation of I DS , were negligibly small (see Supplementary Note 1). When V GS = 20 V, the I DS modulation ratio by V GS , which is defined by [I DS (V GS ) -I DS (V GS = 0 V)]/I DS (V GS = 0 V) × 100 (%), is around −20% [see the blue points in Fig. 2(b) ]. On the other hand, when V GS = −20 V, it reached ~130% [see the red points in Fig. 2(b) ]. This I DS modulation ratio (~130%) is the largest among the values reported for vertical spin FETs thus far 16, 17 . To understand the modulation of the band alignment in detail, we measured I DS as a function of V GS at V DS = −10 mV [ Fig. 2(c) ]. I DS normalized at V GS = 0 V (γ) was changed from 1 to 1.28 when V GS was changed from 0 V to −3 V [see the right axis in Fig. 2(c) ], meaning that I DS was increased by 28% when V GS was changed from 0 V to −3 V. As shown below, this large modulation of I DS cannot be understood by the electric field effect on direct tunneling. To obtain the potential distribution and to calculate I DS normalized at V GS = 0 V (γ calc ), we performed electric field simulation varying the electric potential at the side surface of the mesa and investigated the effect of the side-gate electric field [ Fig. 2 (e,h)] (see Supplementary Note 2). Here, we define E V (S) as the valence band top energy E V at the side surface (interface between the side-gate electrode and the GaAs channel) with respect to the Fermi level E F in terms of hole energy. The potential profile of E V when E V (S) = 0.75 eV is shown in Fig. 2 (e), which corresponds to the case of V GS = 0 V, because E F at the side surface of the GaAs channel is pinned at the middle of the band gap 24 . With decreasing E V (S) from 0.75 eV, the electric potential near the side surface of the mesa is decreased [ Fig. 2(f,i) ], whereas the electric potential in the inner region of the mesa (10 nm ≤ x) is not influenced [ Fig. 2(g,j) ]. As shown in Fig. 2(d) , γ calc remains almost unchanged between Fig. 2 (e) (γ calc = 1 when E V (S) = 0.75 eV) and (h) (γ calc = 1.028 when E V (S) = 0.15 eV) because GaAs is a potential barrier for holes in both cases. On the other hand, when E V (S) < 0.15 eV, because E V of the GaAs channel at the side surface becomes lower than E V inside the mesa, γ calc starts to increase with decreasing E V (S) [ Fig. 2(d) ]. This feature is different from the experimental data shown in Fig. 2(c) ; when V GS is changed from 0 V to −10 V, γ starts to increase at V GS = 0 V. We can see the significant difference in the curve shapes of Fig. 2(c) and Fig. 2(d) . This analysis indicates that the electric field effect on the direct tunneling current cannot reproduce the experimental I DS -V GS characteristic. . (e,h) Calculated valence band top energy E V with respect to the Fermi level when E V (S) = 0.75 eV (e) and E V (S) = 0.15 eV (h). Here, the Fermi level corresponds to 0 eV. The vertical axis expresses the hole energy. The inset in (e) and (h) shows the structure used in our calculation. Here, the x axis represents the distance from the side surface of the mesa and the y axis denotes the distance from the interface between the bottom GaMnAs layer and the intermediate GaAs layer. The calculation was performed in the region surrounded by the dashed line. In (e,h), only the region of 0 nm ≤ x ≤ 15 nm is shown because it is sufficient to see how the gate electric field influences the valence band maximum energy in the GaAs layer. (If I DS were dominated only by the direct tunneling current, no temperature dependence would be observed.) Therefore, the electric field effect on indirect tunneling via defect states is the most probable origin for the large I DS modulation ratio. To enhance the I DS modulation ratio, we have to solve the Fermi level pinning problem at the surface of GaAs, i.e., because the Fermi level is severely pinned at the middle of the band gap at the surface of GaAs, it is very difficult to move the valence band maximum toward the Fermi level of the GaMnAs layers by the application of V GS . The Fermi level pinning in GaAs is thought to originate from defect states formed at the interface between GaAs and gate insulators. Thus, reducing the interface state density between GaAs and gate insulators is a key to enhancing the current modulation ratio by V GS .
Tunneling magnetoresistance and its change by V GS . To investigate the spin-dependent transport of our device, we measured the drain-source resistance R DS as a function of μ 0 H applied along the [110] direction in the film plane with V DS = −5 mV and V GS = 0 V [ Fig. 3(a) ]. Here, R DS is defined by V DS /I DS, μ 0 is the permeability of a vacuum and H is an in-plane external magnetic field. In the major loop (black circles), clear tunnel magnetoresistance (TMR) was observed, indicating that I DS can be controlled by the magnetization configuration. The TMR ratio, which is defined by [R DS (μ 0 H) -R DS (μ 0 H = 0 mT)]/R DS (μ 0 H = 0 mT) × 100 (%), reached ~7% at μ 0 H = 20 mT, where R DS (μ 0 H) is the drain-source resistance at H in the major loop. This value is more than 70 times larger than the MR ratios obtained in the lateral spin MOSFETs [7] [8] [9] . In the major loop, the negative MR was observed at μ 0 H < 0 mT (μ 0 H > 0 mT) when μ 0 H was swept from positive to negative (negative to positive) probably because of a multi-domain structure in the top and bottom GaMnAs layers. We also observed a clear minor loop (red circles), indicating that the antiparallel magnetization configuration is stable even at μ 0 H = 0 mT. (In the minor loop, R DS increases with increasing μ 0 H from −20 mT to 10 mT, probably because the magnetizations of the top and bottom GaMnAs layers are not completely antiparallel at the peak of R DS (at μ 0 H = −20 mT in the major loop) and they become close to the perfect antiparallel configuration with increasing μ 0 H to 10 mT in the minor loop.) To investigate the influence of V GS on the spin-dependent transport, we measured the V GS dependence of the TMR ratio [ Fig. 3(b) ]. Here, the TMR ratio corresponds to the maximum value obtained in the major loop at each V GS . The TMR ratio tends to increase as V GS is changed from 0 V to −10 V. In our device, the gate electric field can modulate the electronic states of the top/bottom GaMnAs layers as well as those of the intermediate GaAs layer, both of which can modulate TMR. Applying V GS causes the change in the hole density of the GaMnAs layers near the side surfaces of the mesas, which can change the spin polarization and magnetic anisotropy 17 . To understand the modulation of the magnetic anisotropy by V GS in our device, we measured TMR applying H in various in-plane directions with an angle θ with respect to the [100] axis in the counterclockwise rotation when V GS = 0, −5 and −10 V [Fig. 3(c-e) ] (see Measurements section). The observed TMR ratios showed dominant uniaxial anisotropy along the [110] direction in addition to biaxial anisotropy along the <100> directions for any V GS [see the four red peaks in Fig. 3(c-e) ]. With changing V GS from 0 V to −10 V, the easy axes of our device were slightly rotated toward the [010] direction (the red-colored region is extended toward the [010] direction). In spintronics devices, changing the magnetization directions is necessary to write information, which accompanies the power consumption. The controllability of the magnetic anisotropy by the gate voltage is more advantageous in spintronics devices than other methods such as optical control of the magnetic properties 28 because we can expect the reduction of the power consumption required for writing information, since the application of the gate voltage does not accompany joule heating. Furthermore, the coercive force of the top GaMnAs layer, which has a larger coercivity than the bottom GaMnAs layer, increases as V GS is changed from 0 V to −10 V (the red-colored region slightly expands outward). These results indicate that the magnetic anisotropy constants are modulated by applying negative V GS , which can also contribute to the modulation of the TMR ratio. In addition, V GS modifies the valence band maximum energy in the GaAs layer. As we discussed in the previous section, the modulation of the indirect tunneling current via defect states is the most probable mechanism for the obtained large modulation of I DS . The TMR induced by indirect tunneling via defect states depends on many factors such as energy levels of defect states, band width of defect states, life time of carries and so on. The modulation of the electric potential can influence the indirect tunneling and thus TMR. Therefore, the electric field effect both on the top/bottom GaMnAs layers and on the intermediate GaAs layer contributes to the modulation of the observed TMR ratio. Although only the side surfaces of the mesas are influenced by V GS , the MR and the magnetic anisotropy of our device are clearly modulated. This phenomenon can be understood as follows. When negative V GS is applied, the current flowing at the side surface of the mesas is increased and becomes dominant in I DS . When negative V GS is applied, the magnetic properties of the side surface of the top and bottom GaMnAs layers are also modulated. These facts indicate that the modulation of the magnetic properties of the top and bottom GaMnAs layers, which takes place only at the edge regions of the mesas, is preferentially reflected to the measured spin-dependent transport properties in our device. Therefore, the MR and the magnetic anisotropy of our device are modulated although only the edge regions of the mesas are influenced by V GS .
Surprisingly, the V GS dependence of the TMR ratio shown in Fig. 3(b) is completely opposite to the one obtained in our previous study, i.e. the TMR ratio decreased as negative V GS is applied in our previous study 16 . This may be caused by the difference of the easy axes between the present device and the previous one (the biaxial anisotropy was dominant in our previous work) or by the different direction of an external magnetic field (along the direction with an angle 10-degree from the [100] direction toward the [1 1 0] in our previous work).
Summary
In summary, we have investigated the electric field effect on the spin-dependent transport properties in a GaMnAs-based vertical spin MOSFET. We obtained a large current modulation ratio up to 130%, which is the largest value that has ever been reported thus far for the vertical spin FETs 16, 17 . By comparing the experimental data with the calculated results, we concluded that this large I DS modulation does not originate from the modulation of direct tunneling between the source and the drain but from the modulation of the indirect tunneling current via defect states in the intermediate GaAs layer. The TMR ratio tends to increase as negative V GS is applied, which is attributed to the electric field effect both on the top/bottom GaMnAs layers and on the intermediate GaAs layer. These results provide an important insight into the device physics for realizing high-performance vertical spin MOSFETs.
Methods
Growth. The Process. After the growth, we partially etched the grown films and buried the etched area with a 100-nm-thick SiO 2 layer for the separation of the drain electrode and the substrate. Then, a comb-shaped Au (40 nm)/Cr (5 nm) layer, whose width of the comb teeth is ~500 nm and length of them is 50 μm, was formed by electron-beam lithography and a lift-off technique. We chemically etched the area that is not covered by the Au/Cr layer and then the magnetic tunnel junctions only beneath the comb teeth area of the Au/Cr drain electrode remained after the etching. Since the narrow-line-shaped mesas are formed by chemical wet etching, the influence of defects at the side surfaces of the GaAs layer induced by the nanofabrication of the mesas can be neglected. We formed a 40-nm-thick HfO 2 film as a gate insulator using atomic layer deposition at a substrate temperature of 150 °C and deposited a gate electrode composed of Au (50 nm)/Cr (5 nm) by electron-beam deposition.
Scientific RepORTS | (2018) 8:7195 | DOI:10.1038/s41598-018-24958-z Measurements. After the device was bonded with Au wires and indium solder, we measured the spin-dependent transport properties of our spin MOSFET with varying V GS and H at 3.8 K. Here, the experimental data of our vertical spin MOSFET are collected from 20 mesas that are connected by the drain electrode in the comb-shaped chip. To measure the θ dependence of TMR, we applied a strong magnetic field of 1 T in the opposite direction of θ to align the magnetization directions and we decreased H to zero. Then, we started to measure R DS while increasing H from zero in the direction of θ. The measurements were performed at every 10° step of θ. We note that our experimental data are reproducible.
